

AXPM415zxxyy

150mA / 500mA, Low VIN, Low VOUT
Ultra-low Dropout Dual NMOS Regulator



Datasheet — June 2020

Description

AXPM415xxyy is a high accuracy, low quiescent current and ultra-low dropout dual regulator (LDO) that can source 150mA and 500mA respectively. Their dedicated NMOS pass transistor is biased by a common VBIAS pin allowing for ultra-low dropout performance at very low input voltages.

This enables increased efficiency and together with its low quiescent current, AXPM415xxyy is ideal for low power battery-operated, power-sensitive applications. Short circuit current foldback and thermal protection are included. It can be stabilized with a small capacitor at the output, saving on space overheads.

An independent enable logic control function puts corresponding LDO in shutdown mode, enabling a total current consumption of less than 0.1 μ A. Device options allows for active pull down at the output for discharge when disable.

Features


- Input voltage range: 0.8V to 5.5V
- Low quiescent current 25 μ A (typ) at no load
- Ultra-low dropout 65mV (typ) at 150 mA (LDO 1), 75mV (typ) at 500 mA (LDO 2)
- Available in 8 fixed-output voltages: 0.8V, 1.0V, 1.2V, 1.5V, 1.8V, 2.2V, 2.5V, 3.3V
- \pm 1% VOUT accuracy over Temperature
- High PSRR: 60dB at 1kHz
- Short circuit current limit with foldback
- Thermal shutdown

Applications

- Camera supply
- Mobile phones
- Tablets
- Battery-powered systems

Table 1 Device Summary

Order code	
AXPM415xxyy	xx (150mA LDO): 08=0.8V, 10=1.0V, 12=1.2V, 15=1.5V, 18=1.8V, 22=2.2V, 25=2.5V, 33=3.3V. yy (500mA LDO): 08=0.8V, 10=1.0V, 12=1.2V, 15=1.5V, 18=1.8V, 22=2.2V, 25=2.5V, 33=3.3V. Z A = 150mA + 150mA B = 150mA + 300mA C = 150mA + 500mA



Contents

Description.....	1
Features.....	1
Applications	1
1 Block Diagram and Application Circuit	4
2 Pin Description.....	5
2.1 Pin Names	5
2.2 Pin Functions	5
3 Electrical Specifications	6
3.1 Absolute Maximum Ratings	6
3.2 Thermal Data.....	6
3.3 ESD and Latch Up	6
3.4 Electrical Characteristics.....	7
4 Functional Description.....	10
4.1 VBIAS Voltage Requirement	10
4.2 Output Discharge Function	10
4.3 Short Circuit and Current Limitation	10
4.4 Thermal Protection.....	10
4.5 Input and Output Capacitors	10
4.6 Under-voltage Lockout (UVLO).....	10
4.7 Typical Performances	11
5 Package Information	12
6 Revision History	13

List of Figures

Figure 1 Block Diagram (only 1 LDO indicated).....	4
Figure 2 Application Circuit	4
Figure 3 Pin Connection.....	5
Figure 4 DFN8 EPAD 3.0 x 3.0 x 0.75 Mechanical Data and Package Dimensions	12

List of Tables

Table 1 Device Summary	1
Table 2 Pin Functions	5
Table 3 Absolute Maximum Ratings.....	6
Table 4 Thermal Data	6
Table 5 ESD and Latch Up.....	6
Table 6 Electrical Characteristics	7
Table 7 Document Revision History	13

1 Block Diagram and Application Circuit

Figure 1 Block Diagram (only 1 LDO indicated)






Figure 2 Application Circuit



2 Pin Description

2.1 Pin Names

Figure 3 Pin Connection



2.2 Pin Functions

Table 2 Pin Functions

Pin number	Pin name	Description
1	VIN1	Input supply voltage for LDO 1 (150mA)
2	EN1	Enable pin logic input for LDO 1: low=shutdown, high=active.
3	GND	Ground
4	VIN2	Input supply voltage for LDO 2 (500mA)
5	VOUT2	Output voltage for LDO 2 (500mA)
6	EN2	Enable pin logic input for LDO 2: low=shutdown, high=active.
7	VBIAS	Bias supply input
8	VOUT1	Output voltage for LDO 1 (150mA)
epad		Ground

3 Electrical Specifications

3.1 Absolute Maximum Ratings

Table 3 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{IN1} , V _{IN2}	Input voltage	-0.3 to +7	V
V _{BIAS}	Input voltage (for driver)	-0.3 to +7	V
V _{OUT1} , V _{OUT2}	Output voltage	-0.3 to V _{IN} +0.3	V
V _{EN1} , V _{EN2}	Enable input voltage	-0.3 to +7	V
I _{OUT1} , I _{OUT2}	Output current	Internally limited	mA
PD	Power dissipation	Internally limited	mW
T _j	Junction temperature	+150	°C
T _{stg}	Storage temperature range	-55 to +150	°C

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. The functional operation at or over these absolute maximum ratings is not assured.

3.2 Thermal Data

Table 4 Thermal Data

Symbol	Parameter	Value	Unit
R _{th j-amb}	Thermal resistance junction-to-case	5	°C/W
R _{th j-case}	Thermal resistance junction-to-ambient	43	°C/W

3.3 ESD and Latch Up

Table 5 ESD and Latch Up

Symbol	Parameter	Value	Unit	
All pins	Electronics Static Discharge protection voltage	HBM	±2,000	V
		CDM	±500	V
All pins	Latch Up JESD78, Class A	≥ 100	mA	

3.4 Electrical Characteristics

V_{IN} refers to V_{IN1} or V_{IN2}. V_{OUT} refers to V_{OUT1} or V_{OUT2}. V_{EN} refers to V_{EN1} or V_{EN2}.
V_{BIAS} = 2.7V or V_{OUT} + 1.6V (whichever is greater); V_{IN} = V_{OUT} + 0.3V; I_{OUT} = 1mA; C_{IN} = 1μF,
C_{OUT} = 2.2μF; V_{EN} = 1V; typical values are at T_{amb} = 25°C; min/max values are at -40°C ≤ T_{amb} ≤ 85°C, unless otherwise specified.

Table 6 Electrical Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IN}	Operating input voltage		V _{OUT} + V _{DROP}		5.5	V
V _{BIAS}	Operating bias voltage	V _{OUT1} and V _{OUT2} ≤ 1V	2.4		5.5	V
		V _{OUT1} or V _{OUT2} > 1V; V _{OUT} is higher of V _{OUT1} or V _{OUT2}	V _{OUT} + 1.4		5.5	V
T _{OP}	Operating temperature		-40		+85	°C
V _{UVLO}	BIAS under-voltage lockout	V _{BIAS} rising		1.6		V
		Hysteresis		0.2		
LDO 1 (150mA)						
V _{OUT1}	Output voltage accuracy		-0.5		+0.5	%
		V _{OUT1} (nom) + 0.3V ≤ V _{IN1} ≤ V _{OUT1} (nom) + 1V; 2.7V or V _{OUT1} (nom) + 1.6V (whichever is greater) ≤ V _{BIAS} ≤ 5.5V; I _{OUT1} = 1mA to 150mA -40°C ≤ T _{amb} ≤ 85°C	-1.5		+1.5	%
ΔV _{OUT1-IN}	V _{IN1} line regulation ⁽¹⁾	V _{OUT1} (nom) + 0.3V ≤ V _{IN1} ≤ 5V; I _{OUT1} = 1mA		0.02	0.1	%/V
ΔV _{OUT1-BIAS}	V _{BIAS} line regulation ⁽¹⁾	2.7V or V _{OUT1} (nom) + 1.6V (whichever is greater) ≤ V _{BIAS} ≤ 5.5V; I _{OUT1} = 1mA		0.01	0.1	%/V
ΔV _{OUT1}	Static load regulation	I _{OUT1} = 1mA to 150mA		1.5		mV
V _{DROP}	Dropout voltage	I _{OUT1} = 50mA; V _{OUT1} = 97% of V _{OUT1} (nom)		22	75	mV
		I _{OUT1} = 150mA; V _{OUT1} = 97% of V _{OUT1} (nom)		65	250	
V _{DROP1-BIAS}	Dropout voltage	V _{BIAS} = V _{IN1} ; I _{OUT1} = 150mA		0.9	1.5	V
V _{n1}	Output noise voltage	V _{OUT1} (nom) = 1.05V; V _{IN1} = 1.5V 10Hz to 100kHz; I _{OUT1} = 1mA		38		μV _{rms}
SV _{RIN1}	V _{IN1} supply voltage rejection	V _{IN1} = V _{OUT1} (nom) + 0.5V ± V _{RIPPLE} ; V _{RIPPLE} = 0.2V, 1kHz;		75		dB

		IOUT1 = 50mA; VBIAS = 2.7V or VOUT1 + 1.6V (whichever is greater)				
SVRBIAS	VBIAS supply voltage rejection	VBIAS = 2.9V or VOUT1 + 1.8V (whichever is greater) ± V _{RIIPPLE} ; V _{RIIPPLE} = 0.2V, 1kHz; IOUT1 = 50mA; VIN1 = VOUT1 (nom) + 0.5V		76		dB
IBIAS	VBIAS operating current	IOUT1 = 0; VBIAS = 2.7V		20	40	µA
IStby-BIAS	VBIAS standby current	VBIAS input current in OFF MODE: both VEN1 = GND		0.03	1	µA
IStby-IN1	VIN1 standby current	VIN1 input current in OFF MODE: VEN1 = GND		0.03	1	µA
ILIM1	Output current limit	VOUT1 = 0.9 x VOUT1 (nom)	170	200	230	mA
ISC1	Short circuit current	VOUT1 = 0 (foldback protection)		50	150	mA
LDO 2 (500mA)						
			-0.5		+0.5	%
VOUT2	Output voltage accuracy	VOUT2 (nom) + 0.3V ≤ VIN2 ≤ VOUT2 (nom) + 1V; 2.7V or VOUT2 (nom) + 1.6V (whichever is greater) ≤ VBIAS ≤ 5.5V; IOUT2 = 1mA to 500mA -40°C ≤ Tamb ≤ 85°C	-1.5		+1.5	%
ΔVOUT2-IN	VIN2 line regulation ⁽¹⁾	VOUT2 (nom) + 0.3V ≤ VIN2 ≤ 5V; IOUT2 = 1mA		0.02	0.1	%/V
ΔVOUT2-BIAS	VBIAS line regulation ⁽¹⁾	2.7V or VOUT2 (nom) + 1.6V (whichever is greater) ≤ VBIAS ≤ 5.5V; IOUT2 = 1mA		0.01	0.1	%/V
ΔVOUT2	Static load regulation	IOUT2 = 1mA to 150mA		1.5		mV
VDROP2	Dropout voltage	IOUT2 = 150mA; VOUT2 = 97% of VOUT2 (nom)		25	75	mV
		IOUT2 = 500mA; VOUT2 = 97% of VOUT2 (nom)		80	250	
VDROP2-BIAS	Dropout voltage	VBIAS = VIN2; IOUT2 = 500mA		0.9	1.5	V
Vn2	Output noise voltage	VOUT2 (nom) = 1.05V; VIN2 = 1.5V 10Hz to 100kHz;		38		µV rms

		IOUT2 = 1mA				
SVRIN2	VIN2 supply voltage rejection	VIN2 = VOUT2 (nom) + 0.5V ± V _{VRIPPLE} ; V _{VRIPPLE} = 0.2V, 1kHz; IOUT2 = 150mA; VBIAS = 2.7V or VOUT2 + 1.6V (whichever is greater)		75		dB
SVRBIAS	VBIAS supply voltage rejection	VBIAS = 2.9V or VOUT2 + 1.8V (whichever is greater) ± V _{VRIPPLE} ; V _{VRIPPLE} = 0.2V, 1kHz; IOUT2 = 150mA; VIN2 = VOUT2 (nom) + 0.5V		76		dB
IBIAS	VBIAS operating current	IOUT2 = 0; VBIAS = 2.7V		27	40	μA
IStby-BIAS	VBIAS standby current	VBIAS input current in OFF MODE: both VEN2 = GND		0.03	1	μA
IStby-IN2	VIN2 standby current	VIN2 input current in OFF MODE: VEN2 = GND		0.03	1	μA
ILIM2	Output current limit	VOUT2 = 0.9 x VOUT2 (nom)	550	700	1,000	mA
ISC2	Short circuit current	VOUT2 = 0 (foldback protection)		365	500	mA
Others						
VEN1, VEN2	Enable logic low				0.4	V
	Enable logic high		0.9			
IEN1, IEN2	Enable input current	VEN = 5.5V			400	nA
TON ⁽²⁾	Turn on time	VOUT (nom) = 1V		110		μs
TSD	Thermal shutdown			160		°C
	Hysteresis			20		°C
COUT	Output capacitor		1	2.2	22	μF

(1) Not applicable for VOUT (nom) ≥ 5V.

(2) Turn-on time is time measured between the enable input just exceeding VEN high value and the output voltage just reaching 98% of its nominal value.

4 Functional Description

4.1 VBIAS Voltage Requirement

VBIAS is used for the driving of the NMOS pass channel. The pin must have a minimum voltage of 2.4V and 1.6V (typically) higher than the output for proper operation. In the event VIN supply is meeting the bias requirement, VBIAS can be connected directly to VIN.

4.2 Output Discharge Function

A discharge mosfet is available at VOUT for quick discharge of the output capacitor when device is disabled (EN = low). Optional devices are also available without this discharge mosfet function.

4.3 Short Circuit and Current Limitation

Short circuit current limit foldback protection is integrated. The load current is limited to ILIM when VOUT is equal to 90% of its nominal value. On further decreasing VOUT due to low impedance short circuit, foldback circuit starts operating, limiting the current to ISC when VOUT = 0.

4.4 Thermal Protection

AXPM415xyy is protected with thermal shutdown when the junction temperature reaches 160°C typical. It recovers upon cooling and reaching thermal hysteresis value.

4.5 Input and Output Capacitors

External capacitors are required to ensure the regulator control loop stability. For the input and outputs capacitors, a minimum of 1μF for CIN, a minimum of 100nF for CBIAS and a minimum of 1μF (with ESR 3 to 300mΩ) for COUT are required.

Good quality ceramic capacitors such as the X5R and the X7R are suggested. Further care in placing capacitors close to the pins with low impedance routing and with good return Analog ground minimization of noise pickup. Along with good capacitors having low variations across operation conditions, excellent performance can be achieved with AXPM415xyy.

4.6 Under-voltage Lockout (UVLO)


An under-voltage lockout function for VBIAS is included. On powering up, lockout is maintained till VBIAS reaches 1.6V. A hysteresis of 0.2V is designed in to ensure clean entry and exit from the lockout.

4.7 Typical Performances



5 Package Information

Figure 4 DFN8 EPAD 3.0 x 3.0 x 0.75 Mechanical Data and Package Dimensions



NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

6 Revision History

Table 7 Document Revision History

Date	Version	Description
Jun 2020	1.00	First version.